## WHAT IS CLAIMED IS:

A method of operating a memory circuit, comprising the steps of:
 activating a precharge signal applied to a precharge circuit to precharge a bitline to a
 predetermined voltage;

activating a first control signal from an inactive state while the precharge signal is active, the first control signal applied to a control terminal of a memory cell transistor, the memory cell transistor having a current path connected to the bitline; and

inactivating the precharge signal while the first control signal is active.

10

5

- 2. A method as in claim 1, wherein the memory cell comprises Lead Zirconate Titanate (PZT).
- 3. A method as in claim 1, wherein the memory cell comprises Strontium Bismuth Titanate (SBT).

15

- 4. A method as in claim 1, comprising the step of inactivating the first control signal while the precharge signal is active.
- 5. A method as in claim 1, comprising the step of activating from an inactive state a second control signal applied to the memory cell after the step of inactivating the precharge signal.
  - 6. A method as in claim 5, comprising the steps of:
    inactivating the second control signal while the first control signal is active; and
    activating the precharge signal while the first control signal is active and the second control
    signal is inactive.
  - 7. A method as in claim 6, wherein the first control signal is a wordline signal, and wherein the second control signal is a plateline signal.

- 8. A method as in claim 7, wherein the wordline signal is applied to a first wordline and not applied to a second wordline, and wherein the plateline signal is applied to memory cells connected to the first and the second wordline.
- 5 9. A method as in claim 1, wherein the step of activating a precharge signal precharges the bitline and a complementary bitline to the predetermined voltage.
  - 10. A method as in claim 9, wherein the predetermined voltage is Vss.
- 10 11. A memory circuit, comprising:
  - a bitline;

15

a voltage terminal;

an access transistor connected to the bitline, the transistor having a first control terminal coupled to receive a first control signal arranged to turn the access transistor on; and

- a first precharge transistor having a current path coupled between the bitline and the voltage terminal, the first precharge transistor having a gate coupled to receive a precharge signal, wherein the precharge signal turns the first precharge transistor off and on while the access transistor is on.
- 12. A memory circuit as in claim 11, wherein the memory circuit is a ferroelectric memory circuit.
  - 13. A memory circuit as in claim 11, wherein the first control terminal is a wordline terminal.
- 14. A memory circuit as in claim 11, comprising:
   25 a second control terminal coupled to receive a second control signal; and
   a ferroelectric capacitor coupled between the access transistor and the second control terminal.
- 15. A memory circuit as in claim 14, wherein the second control signal produces a voltage on the bitline after the precharge signal turns off the first precharge transistor.

- 16. A memory circuit as in claim 14, comprising:
  - a complementary bitline;
- a second precharge transistor having a current path coupled between the complementary
  bitline and the voltage terminal, the second precharge transistor having a gate coupled to receive the
  precharge signal.
  - 17. A memory circuit as in claim 16, comprising a third precharge transistor having a current path coupled between the bitline and the complementary bitline, the third precharge transistor having a gate coupled to receive the precharge signal.
  - 18. A memory circuit, comprising:

a memory array arranged in rows and columns of memory cells, each row of memory cells connected to a respective wordline, each column of memory cells connected to one of a bitline and a complementary bitline, wherein an active wordline accesses a respective row of memory cells;

a plurality of precharge circuits, each precharge circuit connected to a respective column of memory cells and coupled to receive a precharge signal, wherein an active precharge signal renders a respective precharge circuit conductive; and

a control circuit arranged to produce an active wordline signal from an inactive wordline signal while the precharge signal is active.

- 19. A memory circuit as in claim 18, wherein the memory cells are ferroelectric memory cells.
- 20. A memory circuit as in claim 18, comprising a plurality of plateline terminals, each plateline terminal corresponding to a respective plurality of rows of memory cells.
  - 21. A memory circuit as in claim 20, wherein a control signal applied to a plateline terminal produces a voltage on one of a bitline and a complementary bitline after the precharge signal turns off the respective precharge circuit.

10

15

- A memory circuit as in claim 18, wherein each precharge circuit comprises: 22. a first transistor connected between a respective bitline and a voltage terminal; a second transistor connected between a respective complementary bitline and the voltage terminal.
- 5
- 23. A memory circuit as in claim 22, wherein each precharge circuit comprises a third transistor connected between the respective bitline and the respective complementary bitline.
- 24. A memory circuit as in claim 22, wherein each column of memory cells is coupled to a 10 respective sense amplifier, each sense amplifier arranged to amplify a difference voltage between one of a bitline or complementary bitline voltage and a reference voltage.
  - 25. A memory circuit as in claim 24, wherein the reference voltage is applied to the other of the bitline or complementary bitline.
- 15
- 26. A memory circuit, comprising:
  - a bitline;
  - a complementary bitline;
  - a voltage terminal;
- 20 a first access transistor connected to the bitline, the first access transistor having a first
  - control terminal coupled to receive a first control signal arranged to turn the access transistor on;
  - a second access transistor connected to the complementary bitline, the second access transistor having a second control terminal coupled to receive the first control signal arranged to turn the second access transistor on;
- 25 a first precharge transistor having a current path coupled between the bitline and the voltage terminal, the first precharge transistor having a gate coupled to receive a precharge signal, wherein the precharge signal turns the first precharge transistor off and on while the first access transistor is on; and

a second precharge transistor having a current path coupled between the complementary bitline and the voltage terminal, the second precharge transistor having a gate coupled to receive the precharge signal.

- 5 27. A memory circuit as in claim 26, wherein the memory circuit is a ferroelectric memory circuit.
  - 28. A memory circuit as in claim 26, wherein each of the first and second control terminals is a wordline terminal.

10

- 29. A memory circuit as in claim 26, comprising:
  - a third control terminal coupled to receive a second control signal; and
- a first ferroelectric capacitor coupled between the first access transistor and the third control terminal; and
- a second ferroelectric capacitor coupled between the second access transistor and the third control terminal.
  - 30. A memory circuit as in claim 29, wherein the second control signal produces a voltage on the bitline and the complementary bitline after the precharge signal turns off the first and second precharge transistors.
  - 31. A memory circuit as in claim 26, comprising a third precharge transistor having a current path coupled between the bitline and the complementary bitline, the third precharge transistor having a gate coupled to receive the precharge signal.

25

- 32. A memory circuit, comprising:
  - a bitline;
  - a voltage terminal;
- an access transistor connected to the bitline, the transistor having a first control terminal coupled to receive a first control signal arranged to turn the access transistor on; and

a first precharge transistor having a current path coupled between the bitline and the voltage
terminal, the first precharge transistor having a gate coupled to receive a precharge signal, wherein
the precharge signal turns the first precharge transistor off from an on state while the access
transistor is on.

5

- 33. A memory circuit as in claim 32, wherein the memory circuit is a ferroelectric memory circuit.
- 34. A memory circuit as in claim 32, wherein the first control terminal is a wordline terminal.

10

- 35. A memory circuit as in claim 32, comprising:
  - a second control terminal coupled to receive a second control signal; and
- a ferroelectric capacitor coupled between the access transistor and the second control terminal.

15

- 36. A memory circuit as in claim 35, wherein the second control signal produces a voltage on the bitline after the precharge signal turns off the first precharge transistor.
- 37. A memory circuit as in claim 35, comprising:
- 20 a complementary bitline;

a second precharge transistor having a current path coupled between the complementary bitline and the voltage terminal, the second precharge transistor having a gate coupled to receive the precharge signal.

- 25 38. A memory circuit as in claim 37, comprising a third precharge transistor having a current path coupled between the bitline and the complementary bitline, the third precharge transistor having a gate coupled to receive the precharge signal.
  - 39. A method of operating a memory circuit for a memory cycle, comprising the steps of:

activating a precharge signal applied to a precharge circuit to precharge a bitline to a predetermined voltage;

activating a first control signal while the precharge signal is active, the first control signal applied to a control terminal of a memory cell transistor, the memory cell transistor having a current path connected to the bitline;

applying an inactive second control signal to the memory cell; then inactivating the precharge signal; and then activating the second control signal.

5

- 10 40. A method as in claim 39, comprising the step of inactivating the first control signal while the precharge signal is active.
- 41. A method as in claim 39, comprising the steps of:
   inactivating the second control signal while the first control signal is active; and
   activating the precharge signal while the first control signal is active and the second control signal is inactive.
  - 42. A method as in claim 41, wherein the first control signal is a wordline signal, and wherein the second control signal is a plateline signal.
  - 43. A method as in claim 42, wherein the wordline signal is applied to a first wordline and not applied to a second wordline, and wherein the plateline signal is applied to memory cells connected to the first and the second wordline.
- 25 44. A method as in claim 39, wherein the step of activating a precharge signal precharges the bitline and a complementary bitline to the predetermined voltage.
  - 45. A method as in claim 44, wherein the predetermined voltage is Vss.